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Abstract 
 
 
 
 
 The satellite avionics platform has been developed in cooperation with Airbus 
and is called „Future Low-cost Platform“ (FLP). It is based on an Onboard Computer 
(OBC) with redundant processor boards based on SPARC V8 microchips of type 
Cobham Aeroflex UT699. At the University of Stuttgart a test bench with a real 
hardware OBC and a fully simulated satellite is available for testing real flight scenarios 
with the Onboard Software (OBSW) running on representative hardware. The test 
bench as later the real flying satellite "Flying Laptop" – is commanded from a real 
Ground Control Centre (GCC). The main challenges in the FLP project were  
 
 Onboard computer design, 
 Software design  and 
 Interfaces between platform and payloads 
 
 
In the course of industrialization of this FLP platform technology for later use in 
satellite constellations, Airbus has started to set up an in-house test bench where all the 
technologies shall be developed. The initial plan is to get first core elements of the FLP 
OBSW ported to the new dual-core processor and the new Space Wire(SpW) routing 
network. The plan also has an inclusion of new Mission Control Software with which 
one can command the OBC. The new OBC has a dual core processor Cobham Gaisler 
GR712 and hence, all the payload and related functionality are to be implemented only 
in a second core which involves a lot of low-level task distribution.  The consequent 
SpW router network application and dual-core platform/payload OBSW sharing are 
entirely new in the field of satellite engineering. 
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1. Introduction 
 
The target platform for the Command and Data Handling (CDH) is intended to 
be part of Future Programs in Airbus DS and to be built in a future product of the 
company one day. The first prototype of such a possible platform which can perform 
CDH is the technology demonstrator "FLP", developed at the IRS (Institut für 
Raumfahrtsysteme = Institute of Spaceflight Systems) at the University of Stuttgart, in 
cooperation with Airbus Defense & Space, Friedrichshafen. The name FLP used to be 
the abbreviation for "Future Low-cost Platform" and the product which came out of 
such a sophisticated test setup is the Satellite namely "Flying Laptop". The 
Industrialization and up-gradation of such a setup are referred as "Evaluation Test 
Bench". 
 
 
 
1.1 Motivation 
 
 Small Satellites are gaining a lot of attention in the recent past because of their 
small-size which decreases the production and launch cost especially the microsatellite 
range ones which are between 10 to 150kg. As stated in the NanoRacks Workshop by 
DLR (Deutsches Zentrum für Luft- und Raumfahrt) officials - "small is the new big" 
[28]. It is expected to be a drastic increase in the production of small satellites in 
upcoming years as shown in Figure 1. 
 
So, it is forward thinking to come up with a platform that enhances the micro 
satellite growth. The platform also needs to be reusable so that if there are similar range 
Figure 1: Growth in small satellites Production [credits: Space works] 
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satellites that are to be developed it drastically decreases the time of production of such 
satellites. One example is the upcoming prestigious project called "One Web". This 
includes a 900 (600 launched + 300 spare on the ground) of such micro range satellites 
that are to be placed as a huge constellation as shown in the figure below. 
 
   
Developing such a platform also raises a series of questions which needs to be 
answered. The motivation for this project starts with these questions which are: If there 
is a chance to come up with a single platform how does this approach decrease the 
overall production time of a satellite, how can one develop a platform which is reusable 
for not only the similar project but different ones. Regarding the production time of the 
satellite, the time before which the satellite assembly and launch takes place is the one 
which can be decreased and adjusted with a reusable platform. Normally, as the Figure 
3 suggests  it takes 3 years on average for a satellite to launch after it enters the 
assembly phase.   
 
The motivation for the thesis work comes from the challenges that are experienced 
while industrializing the existing platform generation.  With the industrialization of 
Figure 2: One Web satellite Constellation [27] 
Figure 3: Average Production time [Credits : Space works] 
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such a platform, it can be made more robust and efficient which also answers the 
questions that were raised initially. The challenges for my thesis include the addition of 
a dual-core processor OBC. The inclusion of Multi-core processor OBC into the 
satellites is something that has just started as it involves complex task handling and the 
software needs to be fault tolerant and should be intelligent enough to switch the 
communication links through different redundant connections.  To manage these 
redundant connections a new SpW router is introduced. With this, plug and play 
functionality can be attained with different modules that are to be attached once the 
platform reaches next phase. But, the question is: is it that simple? this question 
encouraged to involve in further research with this project. My report answers a few 
questions that were raised and in further sections, one can witness these answers.  
 
 
1.2 Background 
Before understanding what exactly is Future Low-cost Platform (FLP) and its 
architecture, it is important to understand what exactly is the platform. Any Satellite 
comprises of blocks like: Payload, Data Handling, Housing, Attitude and Orbit control, 
Power..etc. Now, most of the microsatellites have a few things in common. Which are: 
Core Data Handling, Attitude Control, Power and Telemetry and Telecommand (TTC). 
These blocks, when combined, are referred as "Platform". In the figure below, the 
platform depicted for the micro satellite Flying Laptop is illustrated. The entire idea of 
FLP is to create a design and as consequent Test Setup for such a platform with which 
one can attain Platform Reusability. 
 
 
The "Flying Laptop" is a cube-shaped small satellite with a mass of about 120 kg and a 
size of about 0.4 m3 [Citation: mohr11]. Its electrical power comes from three solar panels of 
which one is fixed at one of the cube's six faces and two are deployed in orbit. The Attitude 
and Orbit Control System is designed to perform attitude corrections and a final de-orbit 
Figure 4 : Platform Infrastructure FLP-1 [17] 
©IRS, University of Stuttgart  
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maneuver at end-of-life. Attitude control is done by a set of Reaction Wheels and Magnetic 
Torques. The payload consists of multiple cameras operating in the spectrum of visual light, 
a ship tracking receiver and a space ground laser link terminal. 
 
The Onboard Computer used in Flying Laptop is an embedded board called Gaisler 
Research UT699 equipped with an LEON3 SPARC Processor. The UT699 has a total of 
four Space Wire ports for connections to devices within the satellite. Half of them is used to 
achieve redundancy, multiplexing is done by means of using two (nominal and redundant) 
I/O boards which connect to several low-level devices in the spacecraft, e.g. Reaction 
Wheels. 
 
The core data handling subsystem (Core DHS) of the FLP platform consists of a 
Combined Data and Power Management Infrastructure (CDPI). In Generation 1 of FLP 
design the CDPI controls the satellite platform and a dedicated payload computer for 
the payload management. Whereas, in the Evaluation Bench both the platform and 
payload control shall be managed by a single CDPI. Here in Figure 5 one can see an 
overview of the compact satellite inside the clean room of IRS Stuttgart. 
 
 
1.3 Challenges 
 
The Evaluation Bench is an Industrial so-called "Flat Sat" of the FLP. As 
discussed earlier the inclusion of the new Space Wire routing functions. The main 
challenge was to design the SpaceWire network. The SpaceWire network in Flying 
Laptop is shown in the figure below. There are a pair of nominal and redundant 
connections of processor boards, platform link boards and I/O boards (Remote Interface 
Units - RIU). The payload computer and its components are connected to RIU (nominal 
and redundant) through other different interfaces. These intermediate connections are 
slow and even if the data is faster, it would need to be processed by the Single Board 
Figure 5: Flying Laptop Satellite - ©IRS, University of Stuttgart  
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computer (SBC) which limits the throughput.  This design is suitable for small satellites 
with limited performance and instruments. But, if a range of satellites are to be 
produced the network design needs to be changed accordingly.  
 
   Another challenge is to plan the task scheduling and other layers on the new 
Leon3 multi-processor. The new OBSW should be able to work with both the cores 
where one core should implement all the platform related functionality taking over large 
parts of the "Flying Laptop" platform control software while the other core is targeted 
to manage the payload related functionality. This way the test bench enhances 
reusability. In further sections, these challenges are addressed. 
1.4 Document structure 
 
The thesis work is organized as follows: Chapter 1 describes the basic introduction 
to the topic with the motivation behind the work and some background information. 
Chapter 2 explains the basic fundamentals required to understand the technical details 
of the work done including the concepts of Spacecraft Development. Chapter 3 describes 
the related work i.e. the research work carried out in this direction and the existing FLP 
generation 1 test bench and its internal architecture. Chapter 4 gives the detailed 
information about the new approach that is implemented in FLP-generation 2 and its 
architecture. This chapter also provides the information about the  OBSW architecture 
on which a part of research was carried out.  
 
Chapter 5 gives a brief summary of contribution done with the thesis and also 
explains several internal tools that were used. Chapter 6 presents the results and its 
evaluation. Chapter 7 has the final conclusion and also explains the future scope of the 
project and where its heading to. Chapter 8 Consists of examples of some scripting that 
was used in the project and also defines a few Telecommands and Telemetry that were 
implemented. 
Figure 6: FLP generation 1 simplified architecture 
© 4links Ltd 
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2. Fundamentals 
 
To be able to understand the further chapters and piece of work done in the thesis. 
One needs to understand the fundamental concepts behind the project. This chapter clearly 
explains all such fundamental information. Initial sections shall explain the technologies like 
SpaceWire and its protocol. Further sections include information like phases of spacecraft 
development, what a Telecommand is and history of Onboard computers that were used in 
spacecraft. 
2.1 Space Wire Standard 
 
 SpaceWire is a standard that defines cable layout, rating, signal behavior and a 
protocol on byte level for data transmission between devices in a spacecraft. It was 
designed by ESA and is now organized by ECSS. On the physical layer, the standard 
defines the cross section of cable wires, dimensions of plugs and layout of PCB lines (set 
of electrical connections). SpW uses Low Voltage Differential Signaling. Therefore the 
difference in the transmitted current remains constant, without disturbing the 
transmission. 
 Both the Transmission and Reception side of the electrical cable consist of two pairs 
of wires, called “data” and “strobe”. This makes a total of eight wires in the cable, plus 
additional shielding. The pair of data wires carries the actual data. Every bit lasts for a 
fixed time duration before the next symbol is applied to the link. This time-span is 
directly linked to the bit rate of the SpaceWire connection as it is the reciprocal value of 
the bit rate,  
           
 
 
 
  
         
  
  
     
 (1) 
The strobe line carries a signal in such way that exactly one of data or strobe signal 
changes its value between two symbols. In the Character Level, there are two kinds of 
 
Figure 7: Decoding SpW Data [10] 
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characters mentioned in the SpW standard, called c-chars and n-chars. Control characters 
(c-chars) are used to establish a SpW connection in the beginning, re- establish in case of 
an error, synchronize the states of the two nodes making the connection or just to “hold 
the line” in times where there is no data to be sent. 
All the C - Characters are four bits long. Each begins with a Parity Bit, followed by a 
logical “1” to mark it as a c-char. This logical one is named as Data- Control Flag. The 
rest is two bits which can therefore be one out of four control codes. The control codes 
are: 
 0: FCT = Flow Control Token 
 1: EOP = End Of Packet 
 2: EEP = Error/Exceptional End of Packet 
 3: ESC = Escape 
      EOP and EEP are used to mark the End Of a Packet or the fact that an error has 
occurred while transmitting a packet. The other type of characters, the N-Chars (Normal 
Characters) carry the actual data to be transmitted. Each Normal Character is ten bits 
long, consisting of a Parity Bit followed by a logical zero (to mark it as an N-Char) and 
one byte (8 bits) of cargo data. 
 
Figure 8: Standard SpW packet Format [13] 
 
 
Figure 9: Different levels of  Space wire interface  [13] 
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 The Parity Bit of all types of characters is set in such a way that the number of 1-
bits within the Parity Coverage is all covered bits equals  a logical one. 
 
2.1.1 SpaceWire routing 
 
SpaceWire transmits cargo data by combining N-Chars to a SpaceWire  Packet. All 
valid packets end with an EOP Control Character. The main body of the packet is the 
cargo data, more precisely an arbitrary number of N-Chars which carry one byte each. 
That means that the length of a SpW packet is not limited by the standard. In most 
connections—and demanded by some of the protocols based on SpW—one or more N-
Chars are sent before the main body of the packet. This is the Destination Address of the 
Node which is supposed to receive the packet. 
Nodes are the participants of a SpaceWire network. They are connected to each other 
either directly in a point-to-point connection or via routers. Routing Switches  (or 
Routers) have several SpW ports connected to Nodes or other routers. Router forwards 
received packets to the link at one of its ports. The problem which port to use is solved 
by packet addressing. Here is a small example of how path address works 
SpaceWire knows use two ways of packet addressing, path (or physical) and logical 
addressing. Path addressing is the explicit order where to send the packet, that means to 
which port it shall be forwarded. The Path Address is formed by one or more bytes (N- 
Chars) which are the numbers of ports to which every router must forward the packet to. 
As the end of a SpaceWire, address cannot be detected by a router, the length of the 
SpW address is unknown. As a result, only the first byte of an address is taken into 
account. 
Figure 10: Space wire routing [13] 
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Path addresses are defined as numbers between 1 and 31, numbers above are treated 
as logical addresses. The value zero is reserved for the internal configuration port, it is 
processed by the router itself and not forwarded at all. When the router detects an 
address as a number below 32, it will cut off this number and take the second byte as the 
first byte of the redirected packet. In case of logical addressing, the router will look up in 
its internal Routing Table what to do with the certain detected logical address. The 
Routing Table consists of lines who’s number stands for the logical address. Each line is a 
32bit memory space. Each bit set in this 32bit word will forward the packet to the port 
with the same number as the bit number (bit offset). This way, several redirections to 
multiple ports are possible. 
SpaceWire routing switches use wormhole routing. When a packet reaches the input 
port of the router, its destination address is looked at immediately. If the output port 
that is responsible to forwarding the packet towards its destination node is ideal, the 
head of the packet is sent straightaway to that specific output port, with the rest of the 
packet following. There shall not be any buffering of complete packets in the router, 
neither before, nor after switching.  
The main advantages of wormhole routing over store and forward are as follows: 
• No packet buffering is seen  
• buffer memory is little 
• Arbitrary size of packets are supported  
• Rapid switching is done 
 
2.1.2 The RMAP Standard 
 
The Remote Memory Access Protocol (RMAP) was designed by the SpW Working 
Group [14] and is a way to access the memory of a “Target“ device from an „Initiator“ 
device. The Initiator can use the remote memory as if it were local memory, that means 
all memory addresses are transparent and special care must be taken to e.g. write data to 
the correct address. 
RMAP can both use Path or Logical Addressing, as described above. In case of Path 
Addressing, an array of one or more leading bytes are sent before the actual RMAP 
packet. The byte(s) forming the Path Address are stripped off by routers one by one, 
until the Target receives the packet without the leading Path Address. 
Except from the Path Address, a SpaceWire packet that complies with the RMAP 
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standard must begin with the Target Logical Address (TLA). This is an ordinary SpW 
address and the Target is programmed to answer to packets starting with this address. 
The TLA is one byte long and must be a number greater than 31 to be a logical address 
as defined in the SpW standard. This fact makes the use of Logical Addressing in a SpW 
network more convenient because the RMAP standard forces to use it anyway. 
Similarly to the TLA, every Target can deny a Command if the corresponding packet 
contains the wrong key. The Authentication Key is another byte in an RMAP Command. 
According to the RMAP standard, the Target is supposed to send an RMAP Reply with 
an Error Code of three (0x03) to indicate a wrong Key. However, not every Target 
implementation follows this guideline. In the case of the used devices, the key had to be 
guessed like the ones for the SpaceWire RMAP Responder (SRR) but, for the Router 
(RTR) the key is hard coded. Each of the above named protocols has been assigned a 
Protocol-ID, which is one byte long and is sent directly after the TLA [14]. RMAP sets 
the one byte of the ID to one (0x01). 
The  most  important  kinds   of   RMAP   packets   are   Read Commands   and  
Write Commands.  To  read  from  remote  memory,  the  Initiator  will   send   a   Read 
Command and the Target will answer with a Read Reply packet. When the Initiator 
attempts to write data to the Target’s  memory,  the  Initiator  will  send  a  Write 
Command which also contains the actual data. The Target will answer with a Write 
Reply if the corresponding bit in the Write Command is set. So, an RMAP Write without 
expecting a Write Reply is also possible. 
2.2 Spacecraft Simulation 
 
Simulators are a tool for preparing satellite operations, training the operators, and 
supporting daily operations [18]. An Operational Simulator consists of: 
 
• Simulator kernel – provides scheduling,  control interfaces etc 
• Onboard computer Emulator – to host the spacecraft flight software 
• Spacecraft Models – to simulate the various devices of the subsystems of the 
spacecraft (Data handling, AOCS, and so forth) 
• Ground Models to simulate the ground segment 
• Environment model (for modelling he Earth Atmosphere, magnetic field, Moon 
effects, etc.) 
• Dynamic models (for use wit he AOCS subsystem and propagation Spacecraft 
movement). 
2.2.1 Phases of Spacecraft Development 
 
The main development tasks of the spacecraft are categorized into different development 
phases and are grouped together by each phase. From these tasks the requirements which are 
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stated for the spacecraft development and verification infrastructure can be derived directly. The 
further information regarding the different phases of the spacecraft are briefly described in the 
table below. Phases 0/A is directed towards the development of the whole system concept and 
the characteristics are defined. For example, for FLP these comprise of the orbit definition and a 
plan on the whole system configurations like whether the solar panels are to be deployed or 
adjusted within the housing structure. 
Table 1 : Main tasks in spacecraft development [18] 
Phase 0/A Phase B Phase C Phase D Phase E 
• Mission 
analysis  
• Developing 
system concept 
• Developing 
standard 
documentation. 
• system design 
and 
verification 
• algorithm 
design and 
performance 
• Subcontractin
g components 
• OBSW and 
verification 
• Software 
verification 
• Developing 
flight 
procedures 
• Ground 
segment 
validation 
• Launch 
• evaluating 
the 
performance 
 
 
Phases 0/A is directed towards the development of the system concept and the 
characteristics are defined. For example, for FLP these comprise the orbit definition and a plan 
on the whole system configurations like whether the solar panels are to be deployed or adjusted 
within the housing structure. Any changes with the above plans or refinement of the plans are 
the main concerns in Phase B. Phase C and D are directed towards the construction and 
verification of the components and integration of the complete system. Finally, the Phase E is 
directed on not only in-orbit verification of the satellite w.r.t performance but entire flight 
phase(mission operational phase) . In Phase B the requirements are collected and the test 
plans, procedures and reports - can be assigned to these requirement modules. The 
requirements tell which level one need to verify. Like, the unit tests are done on integration 
level through integration tests and on system level through system tests.    
 
System Verification Tools: 
 
After these systems, equipments and controllers are designed the initial steps of 
verification in the Spacecraft development process are taken as explained in Figure 11 . the 
first step would normally be the test of AOCS (Attitude and Orbital Control System) 
algorithms. As these algorithm are part of the Onboard Software and are designed to 
change the attitude of the spacecraft. The algorithms need to be tested with the real 
spacecraft. This brings to the concept of  "Algorithm in the loop" configuration. As the real 
spacecraft is not present in this phase the simulated spacecraft comes into the picture. The 
next one is related to verification of the software after coding. 
 To verify the OBSW at this step  with the simulated spacecraft a concept called "Software 
in the Loop" is used. The next step is the Onboard Software running on an OBC core which 
is the "Controller in Loop" concept and when fully functional OBC is applicable then one 
can perform "Hardware in Loop" concept. Further details about these can be found in [18]. 
In the figure below, different steps of system development are explained. 
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Figure 11 : Steps of system development [18] © Jens Eickhoff 
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2.2.2 Hybrid system Test-bed 
 
As described in the figure above, the Hybrid  verification infrastructure has two sub 
divisions : " STB " and "EFM". After the Onboard Software and hardware was tested 
successfully, the loop is closed this brings us to the "Controller in the loop" configuration. 
The onboard computer core is connected to the simulated spacecraft which contains satellite 
equipment. However, the interfaces like analog, digital, serial and bus interfaces of the OBC 
are also simulated here. Now, the OBSW can be tested while running on the real Onboard 
Computer with the simulated equipment. If the I/O board module is not already available, 
then the real OBC and simulated equipment can be implemented directly in a different 
setup called "Hardware in the Loop".  
 
 
 
Figure 12: Controller in the Loop setup [18] 
 
2.2.3 Modeling the Equipment 
 
 
In the previous section it is already mentioned that the equipment is simulated. Now, 
what exactly is this equipment. In a Spacecraft there are normally, two kinds of functional 
blocks. one being the "Platform" and the other "Payload" which changes according to the 
Spacecraft Mission. For example, in the Flying Laptop the payload are multiple cameras 
operating in the spectrum of visual light, a ship tracking receiver and a space ground laser 
link terminal. Each block consists of a series of equipment which support the block to attain 
its functionality. The platform is responsible for Spacecraft to be operable. Here is a brief 
information about the list of equipments that are typically simulated in each block : 
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 Platform : 
 
 Reaction Wheel (RWL) 
 Magnetometer (MGM) 
 Magneto Torquers (MGT) 
 GPS 
 Star Trackers 
 Sun sensor unit 
 Fibre Optic Gyro (FOG) 
 Transmitter + Receiver 
 . . . 
 
 Payload : 
 
 Camera 
 Data transmitter 
 . . . 
 
Each equipment has a specific functionality which needs to be simulated so that the real OBC 
can communicate and act accordingly. For example, the GPS equipment helps the OBSW to 
locate the Spacecraft position. Magnetometer is used to measure the magnetic fields in a specific 
region where the spacecraft is located. Likewise, each equipment is designed to implement 
certain functionality. Example models of MGM and RWL can be seen in the figure below. 
 
 
Figure 13: Example Magnetometer in a 
Spacecraft [29] 
 
 
 
 
Figure 14: Example Reaction Wheel in a 
Spacecraft [30] 
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2.3 On-board computers & software 
 
This chapter gives an overview of some  historic development of onboard computers 
since the early days of the Space Age Although, complete details of the projects are not 
stated here. Projects concerning both OBC hardware and OBSW are described in this 
chapter which includes bifurcation of  both human space missions as well as unmanned deep 
space probes including satellite missions are treated respectively. 
 
2.3.1 History  
 
 
Before there is an explanation about examples of Onboard computers one needs to 
understand the specific requirements which are applicable for a space related OBC versus a 
Standard Computer. Onboard computers need to clear a number of criteria to make them 
suitable for Space applications [19]. 
 
 
• The Onboard Computers in a spacecraft must fulfil the performance for the 
mission purpose.  
 
• They need to be mechanically robust to withstand launcher induced loads. like, 
sine vibrations and release shocks.  
 
• When placed in orbit they need to withstand the electromagnetic conditions. 
This is very challenging when the spacecraft leaves the van Allen Belt of the 
Earth and also even more challenging when the mission involves inner planets 
close to the Sun. 
 
• The Onboard Computers need to withstand  thermal conditions, especially for 
the missions which are close to the sun. 
 
• The OBC's must be robust to aggressive chemical substances.  
 
• The power consumption of Onboard computers is limited by the constraints that 
are imposed from the power generation system. 
 
• The Onboard Computers need to fulfil the criteria in according with. safety and 
redundancies. 
 
Different Processor boards and OBC's which are used in different projects are described 
below.  
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On Board Computers in different Missions - 
 
First Missions like Mariners : 
 
 Computer: The Onboard Computer are only constrained to perform digital 
sequences like after a N seconds, performance sequence "M" and "M+1".  
 
 
Gemini:  
 
 Computer: The spacecraft was equipped by a flight computer, the “Gemini Digital 
Computer”, (GDC), which was developed by IBM[19]. Then , the computer was not 
yet internally redundant, consumed almost 100 W electrical power and had a mass 
of 27 kg. 
 
 Processor: The GDC design was based on discrete transistors. The processor 
architecture applied a fixed instruction word width of 39 Bit, of which 13 Bit for 
instructions and 26 Bit for data. It has a clock frequency of 7 kHz resulting in a 
cycle time of 140ms.  
 
 
Figure 15: Gemini Mission [31] 
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Apollo: 
 
 Computers: In the Apollo spaceships, both Commanding Modules and the Landers 
– were equipped with one computer each of same type, the so-called “Apollo 
Guidance Computer”, (AGC)[32].  
 
 Processor: Computer technology was derived from technologies proven during the 
earlier Gemini program. However in contrast to the GDC the AGC already was 
based on "Integrated Circuits". It was implemented on the basis of triple input NOR 
gates, 2 gates per IC chip, overall 5600 gates for the manned flights from Apollo 7 
onwards. 
 
Voyager:  
 
 Computers: The Voyager probes has fully redundant onboard computer systems: 
The “Spacecraft Communication and Command Subystem”, (CCS) was a derivative 
of the corresponding subsystem implemented in the Viking Mars landers. 36 Historic 
Introduction to Onboard Computers. These also carried a computer for payload data 
processing and control of the cameras – called the “Flight Data Subsystem”, (FDS).  
 
 Processor: The implementation technology of the computers was very low / medium 
scale integrated circuits – partly based on Transistor-Transistor Logic circuits 
(AACS) and partly on integrated circuits. 
 
 
  
 
Figure 16: Voyager Spacecraft [34]  
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Next Generation (1980-85): 
 
 Computer:   Much more Standardized processors are available and efficient 
processors with standards like MIL-STD-1750A & MIL-STD-31750 
 
ESA-Proba 1: 
 
 Computer:  As this is  a technology demonstrator which later turned into Earth 
Observation Mission, lot of new things were tested. The Computer is a first RISC 
chip used in Europe.  
 
Today: 
 
These days OBCs are almost all based on the discussed Reduced Instruction Set chip 
architectures concerning the OBC processors which means: 
 
 In Europe LEON and the ERC32 architecture is applied and 
 In the United States the PowerPC 603 and the PowerPC 750 architectures or 
 the radiation hard implementations of the MIPS R3000 architecture. 
 Japan partly is applying the Hitachi SuperH (SH) series RISC processors and 
 China is applying implementations of the free ARM IP core family implemented 
in radiation hard FPGAs. 
 
For a more detailed view on the internal architecture of an OBC the further chapters – 
the first one covering the OBC core and the second one an internal Architecture of the core.  
 
 
 
Figure 17: Leon3FT.Architecture [1] 
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Then from left to right the following elements can be identified (not discussing their internal 
interconnections since these are implementation specific):  
 
 The power supply boards – called “PCIG” in this particular implementation 
 The processor boards or “modules” – PM A and PM B – including clock module, 
RAM etc. 
 The transponder interface boards for interface with ground. In this 
implementation they include intermediate TM / TC buffers and include the 
reconfiguration units which can be commanded from ground to switch over the 
processors also in case of crashed OBSW. Therefore they are called BUTTR A 
and B modules for buffered telecommand, telemetry and reconfiguration. 
 
2.3.2 Main elements of modern OBC 
 
During the history review on onboard computer technology some components of an OBC 
have already been discussed – mainly processors for manned space applications. However 
there are a number of elements not yet discussed or not yet with some enough level of 
detail. These shall be the discussed in this and further sections. overall in this section the 
following main OBC elements shall be treated : 
 
 Microprocessors 
 Internal memory SRAM / SDRAM 
 Boot memory PROM / EEPROM 
 Safeguard memory 
 Data buses and bus controllers 
 Debug interface, Service Interface 
 Transponder interface 
 Power supplies 
 Reconfiguration units 
 Thermal conditioning and control equipment 
 Optionally included or external elements: 
  Remote I/O Unit (RIU) 
  Mass Memory and Formatting Unit for science and housekeeping data. 
2.3.3 OBSW Architecture 
 
An OBSW of a S/C platform control OBC has to implement a number of functions, 
namely: 
• Telecommand processing for S/C command from ground 
• Telemetry generation for S/C status monitoring by the ground station 
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• S/C control comprising of: 
• Attitude and orbit control 
• Power control 
• Thermal control 
• Payload instruments operation 
 
On top of these are the functions for 
 
• system status monitoring and 
• failure detection, isolation and recovery 
 
are implemented on various OBSW hierarchy levels. For understanding an OBSW 
architecture implementation with the various functional modules and their interfaces a 
detailed discussion of the so-called static architecture will follow. Besides this the dynamics 
of the OBSW processes are to be analyzed and designed in detail – the so-called dynamic 
architecture. 
 
Static Architecture:   
 
 The OBSW static architecture can be broken down to the following main elements: 
 
  Operating system and drivers layer 
  OBSW data pool 
  Application layer 
  OBSW interaction with ground control 
  Service-based ground / space architecture 
  Telecommand routing 
  Telemetry downlink and channel multiplexing 
  High priority command handling 
  Service interface stub (SIF) 
  Failure detection, isolation and recovery 
 
These shall be treated subsequently in the following sections. An object-oriented software 
implementation concept shall be assumed. The Figure 18 is the first of a series depicting step by 
step the static architecture of an OBSW from the lowest level (closest to processor and 
electronics) to more and more high level and system control oriented functional blocks. Figure  
depicts the operating system level. 
 
Dynamic Architecture: 
 
This comprises the detailed elaboration and design of: 
  the internal scheduling of all RTOS threads which encapsulate the presented 
building blocks, 
  the channel acquisition scheduling, 
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 FDIR handling, 
  processing of Onboard Control Procedures and the 
 Service Interface data supply. 
 
 
 
 The basic design paradigm for the dynamic architecture is that all building blocks of 
the OBSW as they were presented in Figure 18 are executed cyclically – independent of the 
S/C mode, the applications submode (e.g. AOCS submode) etc. Most of these building 
blocks will be implemented as individual tasks / threads on the RTOS. Task control is 
subject to the OBSW kernel and is to be designed to be configurable through a tasking 
table so applied that changes take effect after a simple reboot. 
 
 
2.4 Mission Control system 
 
Mission Control Centre (MCC) is a facility that oversees space flights, normally from the 
point of launch until the end of the mission. It is one of the main parts of ground 
segment of spacecraft operations. A staff of flight controllers monitor all aspects of the 
mission using telemetry, and telecommands to the Spacecraft using ground stations. The 
MCC European Space Operations Centre (ESOC) is responsible for ESA's satellites and 
space probes. It is located in Darmstadt, Germany. In MCC, vital part of the ground 
 
Figure 18:  OBSW Architecture © J. Eickhoff  [17] 
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segment is the software which is used to assist payload and system operators in their daily 
operations. An MCS provides the tools for the satellite operators to monitor and control one 
or several satellites. The Satellite Control and Operation System 2000 (SCOS-2000) is the 
common satellite Mission Control System (MCS) software infrastructure created and 
maintained by the European Space Agency (ESA/ESOC) SCOS is used in several Missions 
like Cryosat, Mars Express, Venus Express, GOCE, Herschel, Cryosat-II, Galileo IOV, 
Galileo FOC, MetOp-A, MetOp-B and LISA Pathfinder. The new 5th version of SCOS 
which is used in the test bench is called Central Checkout System (CCS5). The 
commanding and telemetry chain is based on the CCSDS Frame standard [20] which is 
explained in further sections below.  
 
2.4.1 Spacecraft Telemetry and Telecommand Structure 
 
All telecommand and telemetry packets shall confirm to the structure defined in ECSS-
E-70-41A [23]. Where applicable, optional fields and values for unneeded features for a small 
mission have been left out; exact parameter formats have been fixed. Here is how the 
TC/TM Structure looks like: 
 
 
Telecommand CCSDS Header: 
 
Each  TC  has   such  a CCSDS  Header  which  the  CCS5  shall  add  while    
sending  a Telecommand.  
 
 
 
Telecommand Data Field Header: 
 
The TC Data Field has the real data/command that you want to send to OBSW and 
the OBSW understands these parameters and shall direct the command accordingly. 
 
Figure 19: Telecommand CCSDS header [23] 
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Figure 20: TC Date Field header [23] 
 
 
 
 
Telemetry CCSDS Header: 
 
Each TM also has such a CCSDS Header which the CCS5 shall understand while it 
receives it  and also shall check with the MIB Data-Base and displays on the TM Packet 
viewer. Please refer to check how MIB files are defined. 
 
Figure 21: TM CCSDS header [23] 
 
Telemetry Data Field Header: 
 
The TM Data Field has the real data that you want to send to MCS/CCS5 and the 
OBSW should be able to build the packet which follows the two packet structures 
Figure 22: TM Data Field Header [23] 
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2.4.2 Application Process ID 
 
The CCSDS Space Packet Protocol Standard [20] describes the Telecommand and Telemetry 
packets. In this Standard description there is a defined main ID namely Application Process ID 
(APID). This defines the origin of a TM Packet and also a TC target. The APID has a wide 
range of 20(40-47) numbers. A few are reserved for certain standard specifications. APID can be 
used to address several parts of Software. One need to understand that the device which has its 
own unique APID also needs a specific Packet Utilisation Standard (PUS) terminal. This 
concept is explained in further sections. The PUS terminal is used to interpret and send the 
packets which are build according to the PUS concept. Inside the already existing FLP software 
several processes have specific own APID. Hence, there is also a Process ID (PRID) and with 
which one can address distinct processes.   
 
2.4.3 PUS Concept 
 
The ECSS Standard defines the Packet Utilization Standard (PUS) Services. Within these 
PUS Services generic functionalities are defined on how telecommands and telemetry can be 
utilized for spacecraft control and for on-board and ground data handling. The ECSS defined 
services are number 1 to 19, with the services 7, 10 and 16 currently reserved but unused. The 
services with number greater than 127 may be defines by the Spacecraft developer and there 
called "Private Services". The FLP Onboard Software by default supports the following PUS 
Services [17]: 
 
• Service 1 : Acknowledgement Service 
• Service 2 : Device Commanding Service 
• Service 3 : Housekeeping Service 
• Service 5 : Event Reporting Service 
• Service 6 : Memory Management Service 
• Service 8 : Function Service 
• Service 9 : Time-Management Service 
• Service 11 : On-board Operations Scheduling Service 
• Service 12 :  On-Board Monitoring Service 
• Service 15 : On-board Storage and Retrieval Service 
• Service 17 : Test Service 
• Service 20x : Private services for  mode commanding. 
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3. State of the art 
 
 This chapter presents the results of literature review regarding current technologies 
in the similar kind of test bench setups that are used in different Spacecraft Missions. Also, 
the current state of the art in terms of OBC used and other Spacecraft equipment. This 
chapter also summarizes the FLP- Generation 1 technologies and describes the scope of 
improvisation for those ongoing technologies. 
3.1 Existing work 
 
As discussed in earlier chapters. The FLP-Generation 2 or Evaluation Bench is a test 
bench that is being developed specifically for the microsatellite range spacecraft. In order to 
know what is the on-going technology  in these kind of test benches, one need to look at the 
final Satellites OBC. This shall explain some of its capabilities and the technology that is 
used behind. One can also take it one step further and check with different range satellites 
like the Cubesat. It is also extremely difficult to get the information regarding the technical 
specifications of on-going Spacecraft. There is only one reference literature which is from 
FLP-Generation 1 which is mentioned in the references [17]. Some of the current onboard 
computers that are employed in different ongoing spacecraft projects are classified below:  
 
Cube-satellites:  
 
 SatBus 1C0 :  This on-board computer is designed especially for small satellite space 
mission applications. It is easy to use and perfectly suitable for first satellite mission 
or educational purposes. This is based on ARM Cortex-M4 controller and this 
 
Figure 23 : SatBus-1C0 OBC [33]   
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computer supports functions like: Power management, collecting housekeeping data. 
It is used in satellites like "Lituanica SAT-1, SAT-2" . 
 
 
Micro-satellites:  
 
 Leon3 Processor :  The LEON3 is a VHDL model of a 32-bit processor which is 
complaint with the SPARC V8 architecture. This model is highly configurable, and 
particularly considered for system-on-a-chip (SOC) designs. This has an advanced 7-
stage pipeline structure.     
 
These are a few OBC technologies that are in the market and research process. In a test 
bench or a satellite in later periods, there are also another important components apart 
from OBC like CCSDS board and else. One of such technology is the SpaceWire network. 
This is something which is still not completely implemented in other spacecraft industries 
around the world.  In further sections projects which are related to the thesis work done 
shall be explained. 
 
3.2 Related Work 
 
In the previous sections there was already a discussion about a few Onboard computers 
that are fairly good in the Space Industry . In this section one can find work which is 
related to the thesis work.  
 
3.2.1 IRS FLP Generation-1 Test- bench 
 
The FLP Generation-1 Test-bench is developed in Institut für Raumfahrtsystem (IRS) 
Stuttgart. IRS Stuttgart is a Faculty in University of Stuttgart which deals with satellite 
systems/operations, Astronautics and other Aerospace related fields. As mentioned in  1.1 
there needs to be a test bench which is mission dependent and can be used several times. 
FLP Generation-1 achieves platform reusability. This setup enhanced the usage of 
Spacecraft test bench and it became really easy and time friendly to produce the  satellite 
which was developed using this setup (Flying Laptop).This test bench is based on the 
Hybrid system Test-bed stated in 2.2.2. Figure 24 only provides an initial impression of the 
overall infrastructure. One can also refer to [16] for  more details the setup below. Further 
details on applied tests, the available test infrastructure etc. are described in chapter [4]. 
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3.2.2 Internal Architecture 
 
 The following figure provides an overview of the system architecture of the small 
satellite which the Institute of Space Systems has developed. The satellite avionics platform 
has been developed in cooperation with Airbus and as stated before it is called „Future Low-
cost Platform" (FLP). It is based on an Onboard Computer (OBC) with redundant 
processor boards based  
 
 
 
 
Figure 24: FLP Generation 1 Test bench © IRS, University of Stuttgart 
Figure 25 : FLP Generation 1 Internal Architecture © IRS, University of Stuttgart 
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on radiation hard SPARC V8 microchips of type Aeroflex UT699. At the University in 
Stuttgart a test-bench with a real hardware OBC and a fully simulated satellite is available 
for testing real flight scenarios with the Onboard Software (OBSW) running on 
representative hardware. The test-bench - as later the real flying satellite  is commanded 
from a real Mission Control Software (MCS) [20].   
3.2.3 Summary 
 
As seen from earlier sections one can have an insight of the internal architecture and 
technology of FLP Generation 1. In this section the important nodes and the scope of 
improvement in the Generation-1 test bench are summarized. As the Figure 26 suggests, 
there are in total three blocks which are Mission Control Software (MCS) - SCOS in 
Generation 1. This block is used to send and receive the telecommands and telemetry from 
the OBC. so, as discussed earlier the OBC here is the UT699 Fault tolerant board. which 
takes the commands from the SCOS and identifies the destination of the command and 
directs it to the respective equipment. The communication starting from the OBC is all 
Spacewire and hence, there are the concepts of path addressing and logical addressing here 
in this context.  
 
The next block can be different. Here it is the Mass Memory Unit (MMU) which handles 
the memory management of the  Payload camera. This block can also be simulated if  SVF 
setup is used. In that case, there are the commands from SCOS being sent to a specific 
simulated equipment for example, Reaction Wheel, Magnetometer.. etc. Now, when the 
equipment replies with some sort of data it also follows the same network way back. As 
discussed in the motivation, the payload section here is independent block and thus, it can 
be replaced easily for different projects which decrease the time of production overall 
 
Now, even though this is a decent answer to the question that was raised when the 
concept was planned. this test bench is still a research project and not completely 
industrialized. In order to make it a unique platform, one need to have an updated and 
more accurate blocks. Hence, the Generation 1 answers the question whether one can come 
up with such a platform which can be reused for further projects. The answer is a simple 
yes although the work was not so simple as it may be seen. Now, there is still a question 
which is : How can one use this platform in a big constellation of satellites Mission where 
the time to develop a Spacecraft can be reduced further.   
 
Figure 26 : FLP- 1  overview 
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4. Conceptualization    
 
      In the earlier chapter there was an explanation about the initial problem statement 
and questions that were answered and which led us to different questions and challenges. 
Now, with the FLP Gen-1 test bench being successful it is known that a mission was 
planned and developed called Flying Laptop. while in the phase of building the satellite and 
integrating the real hardware a portion is witnessed where further research could also 
drastically change the game in spacecraft Industry. This section is the connection network 
between different equipments and components inside the spacecraft. to improve the network 
and make it so simple to attain plug and play mode. there needs to be a technology that is 
space qualified, decreases the packet loss and also simple and easy even with several 
redundant connections. This chapter describes this process of finding an ideal routing 
architecture 
4.1 Design Concept for FLP Generation-2 
 
As described above, the necessity of a new routing algorithm is so important in the next 
generation of FLP test bench. The Students and Mr. Eickhoff already designed a plan to use 
the SpaceWire and the provider 4links also has a solution in a form of routing switch. Then, 
the new approach is designed where inclusion of SpaceWire router is added which is 
currently a special component which is not being used be several other state of the art 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 27 : SpW routing switch introduction [17] © 4links Ltd 
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Spacecraft Missions. The basic SpW routing scheme is described in earlier sections.  If a real 
router is being used, which directs the spacewire packets using the packet/logical addressing 
then there needs to be an algorithm which can sustain such an approach. This is still one 
side of the coin the other side involves the OBSW which needs to be adjusted with the 
current setup and it needs to understand the RMAP protocol which itself is another new 
approach. Below are such algorithms and approaches described. 
 
SpaceWire Routing Network: 
 
In the Figure 27 one can see the single routing switch concept where each component is 
connected to other with at least two paths. One for Nominal and other for redundant 
connections. Now, one can extend that concept with the further connections to the OBC and 
other platform components. As the GR712 - new OBC can support additional SpaceWire 
interface, the payload chain can be connected to a separate SpW port. which can run with a 
different clock speed as well. Here, although there is only one processor per board it still has the 
PMC managed payload system. As the OBC is dual core, one can perform platform related 
functionalities on one core and payload related on the other core. The mutual communication 
between the two cores is also possible. The figure below illustrates the routing network planned 
in FLP Gen-2. 
 
 
Figure 28: FLP Gen-2 System outline [17] © Airbus DS 
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4.2 Architecture of FLP Gen-2 
 
In the course of industrialization of this FLP platform technology for later use in satellite 
constellations, Airbus has started to set up an in-house test bench where all those technologies 
shall be developed, which are not yet mature enough in the FLP Generation 1 design.  
The main design limitations of FLP Generation 1 are implied by the payload connection to 
the platform OBC. In FLP Generation 1 this is still being performed by a dedicated payload 
master controller which has to be redesigned for each mission and according new mission 
payloads. Furthermore its baseline technology is outdated.  
•  Therefore Airbus is heading towards a SpaceWire (SpW) network based design and the 
application of SpW routing switches – both for the payload connection as well as inside the 
platform OBC.  
•  Furthermore the OBC is upgraded to a dual-core SPARC V8 processor design (Aeroflex 
Gaisler GR712) where one core shall take over the platform control and the other core shall 
perform payload control.  
 
 
 
  
Figure 29 : FLP Generation 2 architectecture 
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5. Implementation 
This Chapter Contains information like how the plan was started and how the basic 
Lego Blocks are constructed and connected to each other. The Manual covers both low-level 
functional changes and also high-level application changes that are done to modify the 
existing FLP Gen-1 test bench to form the Evaluation Bench  which is for FLP Gen-2. 
 
 
5.1 Onboard Software 
 
In the Airbus Evaluation Test bench (also FLP Generation-2) Gaisler GR712RC is used 
as  an OBC. The Gaisler Research GR712 Development Unit contains a 32bit LEON3-FT 
CPU with two cores, equipped with a 64bit floating-point unit in hardware. This CPU has 
various interfaces built in which have physical ports on the PCB. The board used in the 
examples (S/N 079) has—among others—a JTAG interface as USB port accessible outside. 
This uses an FTDI USB-to-Serial converter chip inside to communicate with a host PC. 
This FTDI interface is one of three interfaces which are always enabled and so it can be 
used for debugging even when other ways of access are blocked by internal settings. The 
host PC used for the debug connection is a 32bit Linux running on real hardware. In order 
to use the GR712, Gaisler provides a debugger called “grmon”, which is used  herein version 
2.0.68 (32bit) “pro”, and hence called “grmon2”. 
 
 
5.1.1 Onboard Software Development Tools 
 
There are specific modules that are needed to make the plan executable out of which a few 
are as follows: 
 
Grmon 2 : 
 
the host PC communicates with the GR712 by means of a standard USB cable connected to 
GR712’s JTAG port which has a Type Mini-B receptacle on the front panel. Grmon2 is used in 
this objective.  
 
Grmon2 depends on several libraries to function properly: 
• ftdi   manufacturer of the Serial-to-USB chip 
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• nspr Netscape Portable Runtime 
• usb  provides generic access to USB devices 
• ncurses text-based user interface API 
• readline provides line-editing and history. 
 
RTEMS:  
 
Rtems is a featured Real Time Operating System (RTOS) that supports a different open 
standard application programming interfaces (API) and interface standards such as POSIX 
and BSD sockets. It is used in space flight, medical devices, networking and many more 
embedded systems across a wide range of processor architectures including ARM, PowerPC, 
Intel, Blackfin, MIPS, Microblaze and more [3]. There is no need to build the whole 
RTEMS, as Gaisler ships pre-compiled compilers, including one for the SPARC architecture 
which is being used here with the LEON3. One need to get the Gaisler sparc-rtems 
distribution to start working with the OBSW.  One had to analyze the sample drivers to 
understand the behavior of RTEMS. 
 
They have special included header files which are not in the Standard C Library: 
• rtems.h  
• bsp.h 
• rtems/confdefs.h  
• drvmgr/drvmgr_confdefs.h 
 
Multiple versions of these header files exist in the development environment. All versions of 
the other three header files are identical. To find out which particular file named bsp.h is 
included by the preprocessor, the verbose compiler output says (among other lines):< 
 
 
 
Eclipse CDT: 
 
This subsection describes how to prepare an Integrated Development Environment to 
examine, build, run—on real hardware—and hack (modify) onboard software based on 
RTEMS. Gaisler provides a plugin for the Eclipse IDE, called LEON Integrated 
Development Environment (LIDE). Installing this helps us to directly start working with 
the OBSW stack. in order to modify the stack software, one need to understand the 
differences between FLP-Gen 1 SW and the new one. As the Stuttgart OBSW is designed 
for UT699 one need to change it to GR712RC before that, one must understand the 
difeerences between them. 
 
Differences between UT699 and GR712 - 
#include <...> search starts here: 
/opt/rtems-4.10/sparc-rtems/leon3/lib/include 
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• SpW Adresses 
• Trap Numbers 
• Number of UART and GPIO ports 
• Clock 
o UART Baud 
o SpW bit rate 
 
5.1.2 The OBC in the SpW Infrastructure 
 
 
 
5.1.3 Connecting OBC to SRR/DSI 
 
 
The 4Links Diagnostic SpaceWire Interface (DSI) changed version of Spacewire RMAP 
Responder (SRR) is a rack-mounted transparent interface that allows SpaceWire packets to be 
sent and received over Ethernet via a TCP/IP socket connection. It provides remote access to a 
SpaceWire network for software simulation of devices, remote monitoring and distributed system 
integration activities. In addition, it provides for the detailed analysis of SpaceWire components, 
including routing switches. Each packet received may be time-tagged to a resolution better than 
2 ns. There is no any specific limit to the length of the SpW packets that can be transferred. 
Abnormal data (“errors”) may be injected and monitored. The low-level SpaceWire link start-up 
and operating behaviour may be modified for diagnostic purposes. Concurrent outputs on several 
Figure 30 : Plan to connect OBC to SRR 
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links may be synchronized. Waveform captures of the SpaceWire link signals may be triggered 
by a very wide set of events. 
 
 
 
Figure 31 : SpaceWire RMAP responder  ©4links Ltd. 
 
The SpaceWire packets produced by the GR712 and IRS’s code can be analyzed with the 
SRR. As the packets are always RMAP and the SRR is aware of RMAP, SRR’s receiver 
will detect the protocol ID and switch the packet to the internal RMAP target and thus 
prevent the accessing 4Links software from seeing the packet. This can easily be avoided by 
changing the protocol ID in the RMAP header to a value different from one. The 4Links 
Router RTR4 is able to perform path addressing as well as logical addressing. Path (or 
physical) addressing means that the first character of a SpaceWire packet is the port 
number which the RTR is supposed to send the packet to. This first character is deleted in 
this procedure, so the recipient behind the router is not aware of the router or the routing 
procedure. Multiple routers can be used in a SpaceWire network, so a packet can be routed 
through several routers before finally being sent to the destination. This would mean several 
characters at the beginning of a packet, each containing a physical address and being one-
by-one omitted by the several routers on the way to the destination. 
 
On the other hand, logical routing means the first character to be a unique—in the scope 
of the current SpW sub network—Logical Address which is not deleted by a router. This 
lets the recipient know about the routing process and expect the first character of the 
packet to be its own address. In the concept of RMAP, the logical address is a mandatory 
part of the packet, luckily it has to be the first character of the packet—the same as in the 
concept of the underlying SpaceWire routing. This leads to the advantage that the 
addressing of the SpW packets carrying an RMAP command is fixed to logical addressing, 
however, it depends on well configured routers in the network. 
 
In the current RMAP implementation of the FLP onboard software, SpaceWire is not 
possible without RMAP. The creation of an SpW packet is not separated from the creation 
of the characters which form the RMAP header and—in write commands— data parts of 
the packet. This leads to the problem that the length of an RMAP  header is fixed. 
Accessing different devices via SpaceWire needs different header lengths, depending if the 
recipient is a regular RMAP target or the router itself. 
The problem which lies herein is that the calculation of the header CRC value includes 
all bytes of the header, including the bytes which form the (physical) SpaceWire address. 
Due to the router omitting these first characters, the validation of the header CRC in the 
RMAP target device will fail. 
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The solution is to use only logical addressing or direct connections. As the usage of  
routers is desired in later versions of this platform and redundancy reasons taken into 
account, the usage of logical addressing seems the best solution. 
5.2 Satellite simulator 
SimTG is the Satellite Simulator Third Generation developed by Airbus. It is implemented 
as an Eclipse Plugin (currently on Eclipse Juno) and written in Java and C++. It ships with its 
own patched version of Eclipse, so having installed a stock version of Eclipse is not necessary, 
however it should not result in problems. SimTG uses Apache Ant as build mechanism. In this 
Test Bench, SimTG runs on a 64bit Red Hat Enterprise Linux PC which is connected to the 
Airbus corporate network. Thus connected to the Ethernet2SpW bridge (used here: 4Links 
SRR), it can send and receive packets to and from the SpaceWire network used in the Test 
Bench. An external program—called IOBroker—is in contact with SimTG by means of two 
Shared Memory files in the /tmp directory and acts as a driver for SimTG to access the SRR. 
The IOBroker is able to handle several types of connections, but only RMAP via SpW is used in 
this installation.  
 
SimTG has its own IOBroker (in the project directory), but this Test Bench uses the version 
which is part of SimTG’s ancestor, the Model Driven Verification Environment (MDVE). The 
IRS version of MDVE (FLP-GCC4) contains the code which builds the IOBroker used  here. As 
it connects to the SRR which is a 4Links EtherSpaceLink device, it makes calls to the 4Links C-
API. The C-API used here is an IRS modification based on version v25. The IOBroker is written 
in C++ and is designed with the paradigm of object-oriented programming. It uses features of 
the C++11 standard, which makes building on a corporate RHEL machine a bit more 
complicated, see below.Plan  
5.2.1 Connecting Simulated Satellite Equipment to the OBSW 
 
Figure 32: Plan to connect SimTG and OBC 
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5.2.2 Equipment Models  
 
From the above chapters one can understand how to run the Simulation and the internal 
architecture of the simulator is also known. Now, one can also add any new equipment to 
the simulator and can test it accordingly. SimTG is organized with different directories as 
seen in [ 2.5] and each directory plays a distinct role inside the simulator and if one wants 
to add a new equipment they should create it in its related directory. For example, if the 
intended  equipment  is  a  reaction  wheel As the RWL is releated to the attitude control 
and also it is one of the platform equipment. If one wants to create general equipments like 
orbit, power ..etc which are related to  environment one can directly create them in  
 
The purpose of SimMF(Simulation Modeling Framework) is to offer a complete model 
development workbench dedicated to simulation. This promotes process unification. SimMF 
supports the following steps in simulation development : 
 
 Simulation design : 
• hierarchical decomposition of models into sub-models 
• creation of member variables 
• creation of model operations 
• creation of connection between models 
 Simulation Production : 
 
 
Figure 33 : Models to create for Spacecraft Equipment 
• c++ based realization of simulation models by using code-generation 
• automatic creation of model libraries 
 
Using the Model Driven Architecture, .smf files which auto generates the behaviour files 
(.cpp and .hpp) are created and which has also predefined member variables (like the ones 
mentioned in .smf file). 
 
   
MGM.smf 
MGM.cpp MGM.hpp . . .  
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The .smf model file is something similar to the UML diagram implementation where, 
you have input nodes and output nodes which are coming and going out of the block/model. 
Here is a small example of how the .smf file looks like : 
 
 
 
 
One can also connect one .smf model with different equipment models using the side 
pane as seen in the figure above. Each connection can also be given a certain value and once 
the view pane on the bottom left of the window is shifted to “Model Values”. In this 
Window one can assign the type of the connection flow and also its default value. For 
example, in the image there is an "int" type data connection for “time” port and if one 
wants to change the connection to type double one can do that from Model Values pane 
and also can assign a default value of “0.0” to it. These values that are created here shall 
reflect in the .cpp files and later in the xml files for test purpose. 
 
 
5.3 Mission Control Software 
 
The Mission Control is a software application for automatically monitoring and controlling a 
target system, typically a full spacecraft, major subsystem, science instrument or other payload. 
Data is exchanged in the form of telemetry and telecommands, which are decoded and encoded 
according to a configurable database, that also defines monitoring checks to perform, for 
example telemetry parameter limit checks. 
Figure 34: Overview of an example equipment model 
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5.3.1 Central Checkout System 
 
The TERMA Central Checkout System (CCS) [21]  is a  Mission Control Software 
application which automatically monitors and controls the target system, typically a full 
spacecraft, subsystem and payload. Data here is exchanged in the form of telemetry(TM) 
and telecommands (TC). These are then decoded and encoded according to a configurable 
database, that also defines monitoring checks to implement. For example, CCS checks TM 
parameter limit checks. The formats of the TC & TM packets and frames, and the rules for 
exchanging them, are usually defined by a number of European (ESA) and international 
(CCSDS) standards which is mentioned in 2.4.1.  
 
The CCS supports automation using a scripting language. This language can be used for 
routine controls as well as the databases. The database describes all the TC and TM using 
the same layout - Mission. In Figure 37, the Launch pad control window for CCS5 is 
illustrated. 
 
 
 
Figure 35: CCS5 Launch Pad [21] 
 
CCS has the following main features and benefits [21]: 
•  Lightweight 
•  Scaleable 
•  Portable 
•  Compatible 
•  Fully Featured 
•  Modern User Interface 
•  Adaptable and Configurable 
•  Interoperable 
•  Supports special features for working with MIB databases 
•  Able to work in Simulated Time 
•  Able to perform Telemetry Simulation 
  
56 
 
5.3.2 CCS5 Architecture 
 
The CCS is designed as a multi-user system. It consists of a CCS server and one or more 
client-workstations which are located on the same physical network. The clients and the 
server communicate via the CCS-5 protocol [24]. 
 
The server is also connected to a second independent network of Specific Check-Out 
Equipment (SCOE) which interface directly with the Specimen Under Test typically, 
Spacecraft. SCOEs are mostly custom built and form the interface layer to the specimen 
under test and may also provide some simulation  capability to the specimen. The Server 
and the SCOEs communicate through a project-dependent packet based protocol Plan to 
connect CCS5 to OBC. 
 
 
Plug-ins: 
 
The CCS is made configurable for different missions by using data source plug-in. These 
plug-ins implement the protocol that is intended to be used (usually at the packet level) in 
a checkout system. The available plug-ins are as follows: 
 
 EDEN 
 CNC 
 SelfTest 
 None 
Figure 36: CCS Architecture [25] 
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This choice with these plug-ins  reflects what will be used as the test equipment in your 
project. The chosen protocol will be used to communicate with front end equipment, 
instrument test equipment and other SCOE – special check out equipment. In the FLP 
Generation- 2 Test bench one can use CNC plug-in which is also by far the most widely 
used by different satellite and test equipment manufacturers in Europe. 
 
5.3.3 Connecting CC5 to the OBSW 
 
 
 
 
 
5.3.4 Command and Control Protocol Plug-in 
 
 As the name suggests the plug-in supports Command-and-Control (C&C) protocol interface 
used in a number of Spacecraft missions. This C&C protocol is important to achieve data 
exchange between CCS5 and OBC. This plug-in loads the names, hosts and ports for all the 
SCOE's which are defined in MIB database and connects to them on command. In order to 
connect the OBSW to the CCS5. There needs to be a database which contains all the possible 
routing information and also TC & TM related information. Mission Information base (MIB) is 
such database, all the routing information are in the form on ASCII tables. The example ASCII 
tables can be found in 8.1.  
 
Figure 37: Plan to connect CCS5 to OBC 
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This protocol can also perform routing and distribution of TC, TM and echo packets. If the 
plug-in receives a TM/TC packet with a specific APID that has a routing defined then the 
packet is routed and also delivered to the client that is running the plug-in. Figure 38 illustrates 
the data flows when the plugin is acting as a client. _In the setup shown in  Figure 37  The OBC 
shall act like a server which listens for the connection.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 38: Cnc /C&C Plug-in 
 
 
 
In the further Chapters, the results of the implementations that are stated in this chapter 
are discussed along with the future revisions of the thesis work done. 
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6. Evaluation and Results 
 
 This chapter provides the overview of all the results and its evaluation done during the 
thesis work. The main part of this chapter is to discuss the results of connecting the three 
important building blocks of the test bench. This chapter also evaluates the individual 
building blocks results. The overall network level architecture of the complete test bench 
work done during the thesis is also illustrated in form of an OSI  layer type representation. 
6.1 Connecting SimTG to OBC 
In Chapter 5, the background work and the approach are discussed. Here, further 
illustration of the achieved results and its evaluation is provided. As two important building 
blocks need to be connected, each block should already be able to perfectly perform its 
dedicated tasks .i.e. The Onboard Computer needs to know to  where a packet must be 
forwarded to inside the Simulator block and it should also act accordingly when there is 
some reception of packets from the simulator block. As discussed in earlier sections [5.1] the 
Onboard Software needs to direct Spacewire packets and as of now the information that is 
to be forwarded is not important as once the base communication is established, the 
messages and length can be altered. In Figure 39 the OBSW debugging is shown which gives 
an overview of the RMAP implementation done in this specific building block. The terminal 
which shows the status of the onboard Computer is also running in parallel as the OBSW is 
being debugged.   
 
 
Figure 39 : OBSW Debugging © Airbus DS 
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When one building block OBSW is in the debugging mode or running mode, it sends the  
RMAP packets to a specific equipment in a completely different block SimTG. Now,  this 
block needs to process it and reply back. Figure 42 illustrates the Simulator (SimTG) block 
while it is in the running mode. In summary, both the building blocks are  representation of 
the software in Eclipse framework. The satellite simulator as explained earlier, comprises of 
several equipments whose behaviour is in C++ and  the unit tests and configuration of 
these tests are coded in java and XML respectively. In the Figure 40 the Magnetometer 
equipment can be seen instantiated. Once, the IOBroker which is responsible for connecting 
the simulator to the SRR board is triggered then the "Start Simulator" window pops up 
which then enables the simulator for packet exchange.  
 
After the Simulator is started, it opens up the available connections and listens for 
packets. At this stage, the other building block OBSW is set to debug mode. The OBSW 
  
   
 
Figure 40: SimTG  Instantiating the equipments (MGM) and  starting the simulation   
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sends the RMAP packet according to the target logical address of the IOBroker as in Figure 34  
and also a special address of the equipment which is assigned in the Simulator block. The 
OBSW also directs the packets according the path address. In  the figure above the Simulator is 
seen receiving the message from OBSW. technically, all the messages are stored in the shared 
memory and then forwarded to IOBOARD. This equipment then checks the address and ID of 
the message and pushes it to the respective equipment. The equipment (MGM) then processes 
the message content. In the satellite the OBSW might want to check the magnetic field at 
specific location in space. In that scenario, the MGM sends a packet that contains the necessary 
data. The IOBOARD then receives the message and follows the same path back to the Shared 
memory. 
 
 
Figure 41: SimTG receiving packets and transmits back the reply 
 
The IOBroker then picks up the message from the shared memory and redirects it to the 
OBSW and even here it checks the target logical address of the OBC and then forwards the 
message. In Figure 42 the OBSW is seen receiving the message from the MGM. Here it is 
still a simple message "0xab". Once the other equipments are added the whole forwarding of 
such messages becomes clear and one can then receive accurate data. With this the 
connection between these important blocks is seen working.    
 
 
Figure 42: OBC transmitting and later receiving data from Simulated equipment 
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6.2 Connecting CCS5 to OBC 
The connection from OBC to simulator is still half the story. In the real scenario the 
Ground Station (GS) which has the Mission Control Software is the main block through 
which the satellite attitude is controlled and payload data is received. Similarly in the test 
bench this particular building block is very important and so is the connection from this 
block to the OBC block. As discussed earlier, to be able to establish such a connection it is 
important that each block must receive and respond to the other block accordingly. The 
OBC is already able to communicate with the satellite simulator. In a real satellite the 
connection between the OBC and other equipments inside the satellite is still internal 
within the satellite. Whereas, the connection from the OBC to the MCS is external and this 
is the main communication link to the satellite. Hence, there needs to be some standards 
that to be followed when it comes to the packet exchange. The European space agency 
(ESA)  has established a standard using which the packets needs to be exchanged. This is 
the PUS standard [25] which was explained in earlier sections.  
 
Even in the test bench the packet exchange between OBSW  and the CCS5 need to meet 
this standard. So, to establish the base connection between these two blocks the PUS 
Service 17 need to be implemented. The service number 17 is also called Test Service which 
can be related to the "ping" concept in networking architecture. In CCS5 there is a Mission 
Information Base (MIB) which identifies such packets that are directed to it. The MIB 
contains various ASCII tables which are responsible for the communication link and also for 
understanding the telemetry that is received. In section 2.4.1 packet formats are clearly 
explained which  is how the PUS packets are build in OBSW.  
 
 
Figure 43: PUS Service 17 packet Exchange between OBC and CCS5 
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In  the Figure 43 the Test service connection along with the acknowledgment services are 
shown. It shows that the CCS5 has received three telemetry packets one being the 
acknowledgement packet with type (17,2). This is received after sending a telecommand 
service (17,1). The right side of the figure consists of the expanded view of the packet. The 
packet as of now consists of the RAW data that is shown in the right bottom of the figure. 
These Hex values need to match the PUS packet format. With this, the initial connection 
between the CCS5 building block and OBC is achieved. 
 
6.3 Connecting CCS5 and SimTG to OBC 
 
In the previous sections, the individual connections from CCS5 to OBC and similarly 
from SimTG to OBC are achieved. Now, the next step is to form a closed loop where the 
packets can be exchanged right from the Mission Control Software to the Simulated 
Satellite equipment and back. This is one of the main intentions of the thesis. In the real 
scenario, the Satellite which consists of the Onboard Computer and real hardware 
equipment should be reached by the Ground Control Station by using one of the Mission 
Control Software.  Similarly, in the test bench one needs to have a closed control loop so that, 
the equipment parameters and other related information can be requested.  
 
As stated in earlier sections, to achieve this state it is important that individual building 
blocks can understand the requests that are coming from the other end. For this, we need to 
change the state of the building blocks that were set after the earlier implementations. 
 
 
Figure 44: PUS-Payload TC & TM packet 
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The Initial block is the Mission Control Software- CCS5. In here, It is already known 
about how to start, setting up a connection up and running. All that needs to be done is to 
update the MIB database 5.3. As stated before, each Telecommand and Telemetry need to 
have a unique type according to CCSDS. Once the MIB database files like CCF, TCP..etc 
which are also shown in 8.2 are created, one can witness these raw packets in CCS5 as 
shown in Figure 44. However, in that figure there was already connection established but 
important here is that the "PUS-Payload" which is visible is created using ASCII tables  
and that is the initial step here. Now, the second building block is the Simulator block 
which has simulated spacecraft equipments.  
 
 
 
Figure 45 : Message sent from Simulated equipment to OBC 
 
 
In the Simulator the important initial step is to create the necessary equipment which is 
also mentioned in 5.2.2. Apart from this, everything else looks similar as the packets are 
being sent to the OBC block. In Figure 45 one can see that the Payload is sending the data 
to the OBC. Finally, the third important block is the OBC. The OBSW before this section 
has two different classes which individually understand the connections and can send the 
messages to each of the two individual block which are mentioned above. The important 
part now, is to know when the command is received from the CCS5 and then need to ask 
from suitable information from the Simulator and shall later direct it to the CCS5. In CCS5 
one can see these information in the form of Telemetry.  
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In the Figure 46 one can see that the message is being received by the OBC from the 
Simulator and it then establishes a TCP TM/TC connection with the CCS5 and receives the 
Command Packet from the CCS5 end. As shown in the Figure 44 the command and data are 
standardized as PUS service (2,130).  
 
 
 
Figure 46 : OBSW routing the packet from SimTG to CCS5 
 
 
 
 
 
6.4 Evaluation of the Connections 
 
The following Figure 44 describes the communications and internal links of the building 
blocks  on different levels. The distinct levels are similar to those of the OSI Network Layers 
Model. However, this sketch is only a model and not all traits of the communication have 
been discovered so far. The lowest layer is the physical connection. The figure shows 
SpaceWire cables both between GR712 and RTR4 as well as between RTR4 and SRR. The 
Simulator PC communicates with the SRR via Ethernet or any other common terrestrial 
network, like e. g. WiFi. This layer is definitely identical to the Physical Layer 1 in the OSI 
model. It shows symbols for the physical devices in the picture, GR712, RTR4, SRR, and 
the Simulator PC. The layer above would be called Data Link Layer in OSI. 
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Figure 47 : OSI layer like overview of the Test bench 
 
 
 
According to [12], SpaceWire covers the layers 1 and 2 in OSI. Anyway, SpaceWire sends 
messages of arbitrary bytes and routes them to the intended recipient only. The addresses 
can be both physical and logical. The arrow lines indicate, that every Cookie points to an 
RMAP Target. In this configuration, SRR is not an RMAP Target (as its RMAP is 
intentionally deactivated). As stated in earlier sections a target must be aware of its Logical 
Address (TLA) and its accepted key(s). The Config Port of the RTR4 is also an RMAP 
Target which receives RMAP packets. The vertical dotted lines separate the different 
building blocks in the test bench.  
 
The other layers after data link layer are not mentioned in the context here. The next 
important layer in the test bench is the Transport layer and the parts of the blocks which 
are responsible for routing the packets are shown here. Everything which is above the  
Shared Memory could be considered the Application Layer of the test bench. The 
RmapTestClass which has the packet transmission and reception behaviour as shown in 
Figure 39 is considered to be part of application layer in parallel with SimTG and CCS5. 
This is a brief evaluation of the available connections and links in this test bench.  
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6.5 Summary 
 
As discussed earlier, the Evaluation Bench is an Industrial extension of the FLP. In the 
Figure 48 one can see the existing setup of the FLP Generation-2 (or) Evaluation Test 
Bench. There is right now, a working  setup of individual satellite simulator, Mission control 
and On-Board Software. The porting of Satellite simulator to OBC is done and currently, 
There was some work on the Command Data handling part where the OBSW receives 
number of  TC and forwards back the required information from the simulated satellite in 
the form of Telemetry Packets and also can manage Multicore functionality for Payload 
related information exchange. 
 
 
Figure 48: Evaluation bench setup ©Airbus DS 
 
 
 
 
The Evaluation Test Bench now is more industrialized and has a major technology 
update. When both are compared closely as shown in the Figure 49 . One can understand 
the importance of the three building blocks and also how this can be used for other 
Spacecraft Missions even if their OBC or other equipments are different. From the left, the 
Mission Control Software is fianally updated to the 5th generation Checkout system which 
is more robust and time friendly. The other important technology upgrade from the FLP 
Generation - 1 is the OBC which is a dual core processor and also can manage the unique 
Spacewire router from 4-Links. Finally, the third generation Simulator is also a major 
update from the FLP-1 simulator.  
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Figure 49: Overview FLP-1 & Industrialized FLP-2 
 
 
 
In summary the blue colour connection arrow links are the major implementations of 
this thesis. These connection links also serve the motivation of the thesis work done. This is 
how the results can be evaluated. In the further Chapters one can find the Future 
extensions of the FLP-Generation 2 and conclusion. 
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7. Conclusion and Outlook 
 
This chapter contains the conclusion of the thesis work and also Future scope of the project. 
The main part of the Future Scope is focussed on the internal architecture extension that was 
discussed in the earlier sections of the document. On the whole, the constellation of simulated 
satellites like in Figure 50 needs to be established with which the satellite production time shall 
fall down by a large margin.   
 
7.1 Conclusion  
 
As shown in the section 2.2.2 the System Test Bench (STB) is one of the main phases in 
the development of the Spacecraft. Now, with the successful implementation of the 
connection links between CCS5 and Simulator via OBC, it becomes easy to achieve the 
completion of STB. From here, it is a straight forward work through taking over the other 
flight OBSW elements from FLP on top of the base class that was created within the thesis 
work. The other building blocks which are - CCS5 and Simulator can also be completed 
with the base work done. Further adding new equipment needs to be done in the Simulator 
whereas, in CCS5 the Mission Information Base needs to be filled with all the 
Telecommands, Telemetry and parameter definitions as stated in 6.2.  
 
 Further, the OBC and SpaceWire connection set can be used to command and control 
the payload hardware or the simulated models from the second core of the GR712RC 
(OBC). This setup is also illustrated in Figure 25. The OBC and CCS5 command and 
control technique which was instantiated  for the first core of the OBC now can also be 
used for the second core and this is currently being done in the frame of another Master 
thesis at Airbus DS together with TU Kaiserslautern.  
 
The System Test Bench (STB) as stated earlier is a Hybrid verification infrastructure 
which contains the real hardware components. There also exists a Software Verification 
Infrastructure which is also referred as "Software in the Loop (SVF)". The current 
communication link between CCS5 and Simulator through the Onboard Computer can also 
be used for such an SVF with a fully simulated GR712RC (OBC). Such a simulated model 
of the OBC which uses the OBSW interfaces that were developed as part of this thesis is 
currently being implemented in the frame of another Master thesis at Airbus DS together 
with Fachhochschule Konstanz.  
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Airbus Defense and Space is also currently working on constellation research and plans 
to build-up and enhanced multi-satellite constellation bench with several fully simulated 
satellites (SVF) and the System Test Bench (STB) like shown in Figure 50. The thesis work 
done forms a base and first step for such a challenging mission.  
7.2 Future Scope 
 
Right now, there are two different and parallel setups being developed like stated earlier 
On one side there is the real physical hardware setup and on the other hand, there is also 
the simulated versions of the OBC and its core. Regarding, the real hardware setup, there is 
a working OBSW that is capable of handling packets from OBC to the Satellite platform 
elements like MGM, RWL, etc. A simulated dummy payload is also created which right 
now, is taking the image of the earth from Open Street Map according to the coordinates 
given. Once the GPS satellite element is added, the payload can get the coordinate 
information from that element. The immediate extension is the inclusion of the real 
constellation ephemerides data which gives the real orbit coordinates of the satellite to the 
Simulator elements. 
 
 A small replica of an Ground station Antenna is also included so that it demonstrate a 
real like satellite communication scenario by pointing out to some specific location in sky 
according to the co-ordinates given. The OBSW then, completely utilizes the two cores of 
the OBC one for handling the platform related tasks and the second one for payload and 
other related tasks. In the Figure 51 the inclusion of the above mentioned blocks can be seen 
 
Figure 50 : Constellation with simulated satellites ©Airbus DS 
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and also an increase of the number of Space Wire connections can be witnessed. The light 
grey tinted window implies the Software verification Facility that is mentioned in section  
2.2.1. The yellow block represent the simulation block which contain all the simulated 
elements represented as Orange blocks. Different types of connection links are explained 
within the figure. There shall also be an inclusion of a new SpW router dedicated for 
Payload related equipment. With this the base test bench and joining other such simulated 
spacecrafts one can achieve the state that is illustrated in Figure 50. 
 
Figure 51: Illustration of further developments that are to added 
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8. Appendices & Annexes 
 
This Chapter consists of all appendices and reference data sheets for further reference. This 
section also consists of spacecraft TC/TM definitions that were used part of this project. 
 
8.1 Appendix A: Example of file formats 
Some of the Example formats of files used as part of the thesis which might be helpful it 
understand the background work of the main applications which were used.  
8.1.1 Example of Tcl file format 
 
Table 2: Example Tcl File formal 
foreach process { CcsServer CcsClient SynopticEditor } { 
 set ::utope::settings(${process}:TM/epoch)  "1999-08-22T00:00:00" 
 set ::utope::settings(${process}:DataBase/loadPaths/common) "$::commonDataBase" 
  
 # The APID/SrcDstId SSC handler is more representative of current ESA projects 
 # than the APID-only one 
        set ::utope::settings($process:TM/sscHandlerName) ApidAndSourceDestId 
        set ::utope::settings($process:TC/sscHandlerName) ApidAndSourceDestId 
} 
# in case the version changed, configure the CCS again 
# Note that this will "exit" the client! 
if { ! [string equal "$::utope::settings(currentVersion)" "$::utope::settings(previousVersion)"] } { 
    syslog -warn "This appears to be a new installation - have you run the configure script?" 
} 
# Update protocol-specific files in the MIB, and access other protocol-specific test sequences 
syslog "Setting up environment for SCOE protocol '$::utope::settings(CcsServer:Ifmgr/plugin)'" 
# First remove any test sequence with paths containing the USER subdirectory 
foreach d [split $::utope::settings(testDirs) ;] { 
    if  [lsearch -exact [file split $d] USER] >= 0 } { 
        ::utope::remove Dir $d 
    } 
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8.1.2 Example of ASCII file format 
 
The ASCII file which is the connection network path for CCS5 is stated in the table below. 
One needs to note that the contents needs to be tab spaced and each value inside the ASCII file 
is important and can change the behaviour of the MCS. More information about this is 
explained in 5.3.4 
 
 
Table 3 : Example ASCII file format containing routing Information 
SCOE Name                      Hostname/IP                          Port Number              State 
 OBC_TC                           DED30XXX                            08116                         0 
 OBC TM                          DED30XXX                            01226 
 
 
 
 
Table 4 : Example ASCII file format containing TC routing information 
SCOE Name                          Mode                             Initial-State              State 
 OBC_TC                                R                                    0                           0 
 OBSW TC                              R                                   1 
 
 
 
Table 5: Example ASCII file format containing TM routing information 
SCOE Name                        Mode                            Init-State             State 
 OBC_TM                              D                                  0                         0 
 OBSW TM                            D                                  1 
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8.2 Appendix B: Spacecraft TC/TM Definitions 
 
 
Table 6 : Spacecraft TC/TM Definitions [17] 
Name     Description APID Type Subtype Ack 
 PUS-Ping TC PUS ping test 54 17 1 0 
 PUS-Ping-TM Connection Test 
report. 
54 17 2 0 
 PUS TM ACK TC- Acceptance 
report 
54 1 1 0 
 PUS-TM-ACK TC- Execution 
Completed Report 
54 1 7 0 
 PUS-Payload-
TC 
Distribute Direct 
Device Commands 
53 2 130 0 
 
 
Example ASCII database files that need to be created for TC: 
 
These are the names of the ASCII tables that needs to be updated in order to prepare CCS5 
understand and send the Telecommands. 
 
 
 
 
Figure 52 : Relationships of ASCII tables needed form Command & sequence [20] 
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Example ASCII database files that need to be created for TM: 
 
These are the names of the ASCII tables that needs to be updated in order to prepare CCS5 
understand and send the Telecommands. 
 
 
 
 
8.3 Appendix C: Working in a team 
 
Since other thesis, engineering development and internships are performed in parallel on this 
test bench, this thesis work had to comply to some infrastructure constraints. These constraints 
shall be included in this section 
 
 
Figure 53: ASCII tables needed for Monitoring Data (TM) [20] 
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Source code Documentation : 
 
As of now, there is no any source code reference manual i.e. the OBSW reference 
manual. However, the software “doxygen” is successfully installed. One can use this 
software for creating reference information for the stack they installed into the OBSW.  
 
One can also find the plug-in with which one can directly build the documentation from 
Eclipse IDE. For this there need to be a plugin named “Eclox”. To install this plugin one 
need to perform these steps :  
 
      
    In Eclipse: Help → Install New Software… “Work with”: 
     Click “Add…” and install the plugin. 
 
 
 
Now, one can see a blue “@” Symbol, click on the drop-down button beside it and it shall 
build the documentation file. One should select the doxy configuration file inside the project 
directory and can check with different settings like creating a RTF document or XML 
file..etc. After changes with the config file, one can build it again to replace the old 
document. 
 
One also need an application called “graphviz” to be able to get the C++ class graphs 
inside  the  doxygen  manual. Figure 54 shows the usage of graphviz in the source code 
documentation. 
 
  
Use dot tool from graphviz to generate : 
 
 Class diagrams 
 Collaboration diagrams 
 Dependency graph 
 overall class hierarchy 
 call graphs 
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Figure 54: Doxygen OBSW Manual 
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